FNU Parshant. ADVANCING HPC ARCHITECTURE: INTEGRATION OF SCALABLE INTERCONNECTS WITH ENERGY-EFFICIENT SYSTEM-ON-CHIP DESIGNS. IJCET [Internet]. 2025 Jan. 24 [cited 2026 May 15];16(01):1300-13. Available from: https://ijcet.in/index.php/ijcet/article/view/282