FNU Parshant. “ADVANCING HPC ARCHITECTURE: INTEGRATION OF SCALABLE INTERCONNECTS WITH ENERGY-EFFICIENT SYSTEM-ON-CHIP DESIGNS”. INTERNATIONAL JOURNAL OF COMPUTER ENGINEERING AND TECHNOLOGY 16, no. 01 (January 24, 2025): 1300–1313. Accessed February 4, 2026. https://ijcet.in/index.php/ijcet/article/view/282.