FNU Parshant. “ADVANCING HPC ARCHITECTURE: INTEGRATION OF SCALABLE INTERCONNECTS WITH ENERGY-EFFICIENT SYSTEM-ON-CHIP DESIGNS”. INTERNATIONAL JOURNAL OF COMPUTER ENGINEERING AND TECHNOLOGY, vol. 16, no. 01, Jan. 2025, pp. 1300-13, https://ijcet.in/index.php/ijcet/article/view/282.