FNU Parshant (2025) “ADVANCING HPC ARCHITECTURE: INTEGRATION OF SCALABLE INTERCONNECTS WITH ENERGY-EFFICIENT SYSTEM-ON-CHIP DESIGNS”, INTERNATIONAL JOURNAL OF COMPUTER ENGINEERING AND TECHNOLOGY, 16(01), pp. 1300–1313. Available at: https://ijcet.in/index.php/ijcet/article/view/282 (Accessed: 9 May 2026).