FNU Parshant. 2025. “ADVANCING HPC ARCHITECTURE: INTEGRATION OF SCALABLE INTERCONNECTS WITH ENERGY-EFFICIENT SYSTEM-ON-CHIP DESIGNS”. INTERNATIONAL JOURNAL OF COMPUTER ENGINEERING AND TECHNOLOGY 16 (01): 1300-1313. https://ijcet.in/index.php/ijcet/article/view/282.