Kaushik Velapa Reddy, “RECONFIGURABLE FPGA-BASED ACCELERATION OF RTL SIMULATION AND CO-SIMULATION FOR DATACENTER WORKLOADS”, IJCET, vol. 16, no. 3, pp. 211–240, May 2025, doi: 10.34218/IJCET_16_03_017.