(1)
Kaushik Velapa Reddy. RECONFIGURABLE FPGA-BASED ACCELERATION OF RTL SIMULATION AND CO-SIMULATION FOR DATACENTER WORKLOADS. IJCET 2025, 16 (3), 211-240. https://doi.org/10.34218/IJCET_16_03_017.