FNU Parshant. ADVANCING HPC ARCHITECTURE: INTEGRATION OF SCALABLE INTERCONNECTS WITH ENERGY-EFFICIENT SYSTEM-ON-CHIP DESIGNS. IJCET 2025, 16 (01), 1300-1313.