[1]
FNU Parshant 2025. ADVANCING HPC ARCHITECTURE: INTEGRATION OF SCALABLE INTERCONNECTS WITH ENERGY-EFFICIENT SYSTEM-ON-CHIP DESIGNS. INTERNATIONAL JOURNAL OF COMPUTER ENGINEERING AND TECHNOLOGY. 16, 01 (Jan. 2025), 1300–1313.